This standard defines standard specifications of dc interface parameters, switching parameters, and test
loading for definition of the SSTUA32S865 and SSTUA32D865 registered buffer with parity for 2 rank by
4 or similar high-density DDR2 RDIMM applications.