This procedure is intended for VNA (Vector Network Analyzer) based measurement of
pin input capacitance for devices with SSTL (Stub Series Terminated Logic) interface .
This procedure does not mandate a specific method for measuring input capacitance. It
has only to be considered mandatory if it is explicitly refered to by a component
specification in conjunction with a value of an input capacitance defined in such a
specification.